Faster runtime performance, real-time access to built-in Verilog simulation coverage metrics, and a unified graphical environment for waveform analysis are all ...

Once TestBencher generates VHDL and Verilog test benches, they can be optionally linked to C++ code via the TestBuilder C++ library.